Universal Verification Methodology

One benefit of SystemVerilog over Verilog is its ability to directly specify testbenches in the language. In Verilog, we had to write verification tests using a strange scripting language in simulators like ModelSim.